



UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/815,478

03/31/2004

James Loran Ball

ALTRP134/A1466

6370

51501

7590

10/17/2006

BEYER WEAVER & THOMAS, LLP

ATTN: ALTERA

P.O. BOX 70250

OAKLAND, CA 94612-0250

EXAMINER

LAI, VINCENT

ART UNIT

PAPER NUMBER

2181

DATE MAILED: 10/17/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/815,478	Applicant(s) BALL, JAMES LORAN	
	Examiner Vincent Lai	Art Unit 2181	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02 August 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-30 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-30 have been considered by the examiner.

Response to Amendment

2. Acknowledgment is made of the amendment to title and claims. All objections are withdrawn after considering amendments.
3. The 35 USC 112 rejections for insufficient antecedent basis have been withdrawn after considering amendments.

Response to Arguments

4. Applicant's arguments filed 2 August 2006 have been fully considered but they are not persuasive.

The argument meant to overcome 35 USC 112 rejection of the phrase "substantially all multi-byte aligned branch instructions" is not persuasive. According to MPEP 2173.05(b), "Acceptability of the claim language depends on whether one of ordinary skill in the art would understand what is claimed, *in light of the specification*" (Emphasis added) such that "the specification provides some standard for measuring [the] degree." It is noted that the term "substantially" may be appropriate in certain cases, but the term "substantially" is not used or properly defined in the specification and thus the rejection will stand.

Applicant argues, “the Intel JMP 16 and JMP 32 instructions do not allow access to instructions having a start address at any byte address. In fact, they only allow access to instructions at multi-byte addresses, for example, multiples of 16 and 32. Consequently, Intel does not teach or suggest ‘wherein substantially all multi-byte aligned branch instructions are operable to access the instructions at byte aligned addresses’.”

Examiner is not familiar with and could not find evidence supporting the Intel JMP property used by Applicant to overcome rejection. A search of the Intel website provided information that the 64-bit architecture (IA-64) does not allow non 4, 8, or 16 byte alignments, but this does not apply to the IA-32 architecture used as a reference. The Intel article “Data Alignment when Migrating to 64-Bit Intel Architecture” says, “Under IA-32, aligning data correctly can be an important optimization, although its use is still optional.” Since data alignment in the IA-32 architecture is not required (as it optional), then byte alignment is not disallowed and thus IA-32 instructions are not limited to just multi-byte addresses accesses. This means that it is possible for an Intel JMP instruction to access a start address at any byte address.

Applicant argues, “the Examiner argues that the common subcircuitry is inherent... Intel does not teach or suggest or otherwise describe any common subcircuitry because Intel only describes a conventional IA-32 processor, which uses

Art Unit: 2181

different groups of branch instruction and different circuitry to handle 8-bit versus 16-bit versus 32-bit instructions.”

Examiner feels argument has moved beyond the scope of the claim. Claim 14 recites “wherein common subcircuitry is used to process the immediate field associated with one or more branch instructions and one or more non-branch instructions.” Claim 20 recites “the common subcircuitry operable to calculate a byte-aligned address, wherein the common subcircuitry is also configured to perform nonbranch operations.” Claim 27 recites “the common subcircuitry operable to calculate a byte-aligned address, wherein the common subcircuitry is also configured to perform nonbranch operations.” Nowhere in the recitations is there mention that the common subcircuitry must perform the different sized instruction sets. An ALU, which is inherent in an Intel architecture, is used to perform both branch and non-branch operations. This is the common subcircuitry disclosed by Intel and thus the rejection stands.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. Claims 1-13 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claim 1 recites the phrase “substantially all multi-byte aligned branch instructions”. Claims 2-13 are rejected based on their dependence on rejected claim 1.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1-11, 13-29 are rejected under 35 U.S.C. 102(b) as being anticipated by Intel, Inc (IA-32® Architecture Software Developer's Manual, Volumes 1-2, 2002; herein referred to as "Intel").

Regarding **independent claim 1**, Intel discloses *a processor, comprising: a plurality of registers [see Intel, Vol. 1, Page 3-8, section 3.4]; circuitry configured to process a plurality of instructions [see Intel, Vol. 1, Page 2-14, Section 2.6.2] associated with an instruction set including a plurality of branch and non-branch instructions [see Intel, Vol. 2, section 3.2, starting on page 3-15; Examiner's note: section 3.2 provides a listing of all instruction able to be processed by the P6 architecture, including branch (i.e., JMP, Jcc, CALL, et al.) and non-branch instructions (i.e., ADD, AND, CMP, et al.)], the plurality of instructions each having a multi-byte length [see Intel, Vol. 2, page 2-1, section 2.1], the plurality of instructions accessible at multi-byte aligned addresses [see Intel, Vol. 1, Page 1-7, Fig. 1-1; Examiner's note: Since the IA-32 architecture employs 32-bit instructions, these instructions would be accessed by multi-byte aligned addresses.]; wherein substantially all multi-byte aligned branch instructions are operable*

Art Unit: 2181

to access the instructions at byte aligned addresses [see Intel, Vol. 2, page 3-357 "JMP-Jump" instruction reference; page 3-358, line 1-2, "A relative offset (rel8, rel16, or rel32) is generally specified as a label in assembly code, but at the machine code level, it is encoded as a signed 8-, 16-, or 32-bit immediate value."; Examiner's note: In the description of operating modes, Intel discloses a jump instruction that uses an offset corresponding to 8 bits (JMP rel8) as well as other indexing modes (rel16, rel32 et al.)].

Regarding **claim 2**, Intel discloses *the processor of claim 1, wherein the plurality of instructions are accessed at word aligned addresses* [see Intel, Vol. 2, Page 3-358, line 1-2, "...it is encoded as a signed 8-, 16-, or 32-bit immediate value."; Examiner's note: Intel discloses a 32-bit offset, thus word aligned addresses.].

Regarding **claim 3**, Intel discloses *a processor of claim 1, wherein the plurality of instructions are accessed at half-word aligned addresses* [see Intel, Vol. 2, Page 3-358, line 1-2, "...it is encoded as a signed 8-, 16-, or 32-bit immediate value."; Examiner's note: Intel discloses a 16-bit offset, thus half-word aligned addresses.].

Regarding **claim 4**, Intel discloses *the processor of claim 1, wherein accessing the instructions comprises reading and writing the addresses* [see Intel, Vol. 2, Page 3-357; lines 1-7, "Transfers program control to...a memory location"; Vol. 2, Page 3-359, Operation Code, line 4, "tempEIP <- EIP + DEST"; Examiner's note: In the operation of the jump instruction, Intel discloses reading the address (offset or absolute) from the

Art Unit: 2181

instruction, as illustrated by "DEST", and writing the address to "tempEIP" for use in changing the instruction pointer.].

Regarding **claim 5**, Intel discloses *the processor of claim 1, wherein branch instructions comprise branch and conditional branch instructions* [see Intel, Vol. 2, section 3.2, instructions (sections) Jcc (conditional jump) and JMP (jump)].

Regarding **claim 6**, Intel discloses *the processor of claim 1, wherein branch instructions comprise a branch offset and a current program counter value* [see Intel, Vol. 2, Page 3-359, Operation Code, line 4, "tempEIP <- EIP + DEST"; Examiner's note: In this cite, Intel discloses an offset (DEST) being added to the program counter value (EIP).].

Regarding **claim 7**, Intel discloses *the processor of claim 1, wherein the units of the branch offset* [see Intel, Vol. 2, Page 3-357, "JMP rel8", "When executing a near jump the processor jumps to the address...that is specified with the target operand"] *and the current program counter are in bytes* [see Intel, Vol. 1, Page 3-8, section 3.4, lines 9-10, "EIP (instruction pointer) register...contains a 32-bit pointer..."; Examiner's note: A 32-bit value is comprised of four 8-bit bytes.].

Regarding **claim 8**, Intel discloses *the processor of claim 1, wherein the plurality of instructions are one word in length* [see Intel, Vol. 1, Page 1-7, Fig. 1-1; Examiner's

Art Unit: 2181

note: It would have been well known that the IA-32 architecture utilizes 32-bit instructions.].

Regarding **claim 9**, Intel discloses *the processor of claim 1, wherein the branch instruction and a plurality of non-branch instructions supported by the processor are implemented using common subcircuitry* [see Intel, Vol. 1, Page 2-10, Figure 2-1, element "Execution Out-of-Order Core"; Examiner's note: More details of the inner workings of the P6 execution unit are disclosed in the "P6 Family of Processors Hardware Developers Manual" also by Intel, Inc. September 1998, order number 244001-001 (Page 2-5)].

Regarding **claim 10**, Intel discloses *the processor of claim 9, wherein common subcircuitry* [see Intel, Vol. 1, Page 2-10, Figure 2-1, element "Execution Out-of-Order Core"; Vol. 1, Page 2-14, section 2.6.2;] *is used to handle the immediate field associated with the branch and non-branch instructions* [see Intel, Vol. 2, page 3-21, lines 2-3 "The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location." (use of immediate processing with non-branch (ADD) instructions); Page 3-357, lines 3-4 "This operand can be an immediate value, a general-purpose register, or a memory location." (use of immediate processing with branch instructions. Examiner's note: It is clear from the Intel disclosure and would have been well known at the time of invention that the P6 processor employs sub circuitry (the execution core) to perform multiple operations,

Art Unit: 2181

including branch and non-branch instructions. Furthermore, since the IA-32 architecture utilizes immediate fields in both branch and non-branch (i.e., adding an immediate value) instructions, said instructions would both be executed by said sub circuitry, such as an adder to compute the addition or target address, as was common knowledge at the time of invention.].

Regarding **claim 11**, Intel discloses *the processor of claim 10, wherein common subcircuitry is used to perform sign-extensions of the immediate field associated with the branch and non-branch instructions* [see Intel, Vol. 2, Page 3-3, point 4, “**imm8**—An immediate byte value. The **imm8** symbol is a signed number between –128 and +127 inclusive. For instructions in which **imm8** is combined with a word or doubleword operand, the immediate value is sign-extended to form a word or doubleword. The upper byte of the word is filled with the topmost bit of the immediate value.” Examiner's note: As cited multiple time in this action, many instructions (branch and non-branch) utilize an immediate byte value thus would be sign extended by the execution core.].

Regarding **claim 13**, Intel discloses *the processor of claim 1, wherein the processor is a processor core on a [sic] ASIC* [Examiner's note: The P6 chip is considered an ASIC, and therefore anticipates the claim.].

Regarding **independent claim 14**, Intel discloses *a processor, comprising: a plurality of registers* [see Intel, Vol. 1, Page 3-8, section 3.4]; *circuitry* [see Intel, Vol. 1,

Art Unit: 2181

Page 2-14, Section 2.6.2] *configured to process a plurality of branch and non-branch instructions associated with an instruction set* [see Intel, Vol. 2, section 3.2, starting on page 3-15; Examiner's note: section 3.2 provides a listing of all instruction able to be processed by the P6 architecture, including branch (i.e., JMP, Jcc, CALL, et al.) and non-branch instructions (i.e., ADD, AND, CMP, et al.)], *the plurality of branch instructions and non-branch instructions including an immediate field* [see Intel, Vol. 2, Page 3-21, line "Add *imm8* to AL"; Page 3-357, lines 3-4 "This operand can be an immediate value, a general-purpose register, or a memory location."]; *wherein common subcircuitry* [see Intel, Vol. 1, Page 2-10, Figure 2-1, element "Execution Out-of-Order Core"; Vol. 1, Page 2-14, section 2.6.2;] *is used to process the immediate field associated with one or more branch instructions and one or more non-branch instructions* [see Intel, Vol. 2, page 3-21, lines 2-3 "The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location." (use of immediate processing with non-branch (ADD) instructions); Page 3-357, lines 3-4 "This operand can be an immediate value, a general-purpose register, or a memory location." (use of immediate processing with branch instructions). Examiner's note: It is clear from the Intel disclosure and would have been well known at the time of invention that the P6 processor employs sub circuitry (the execution core) to perform multiple operations, including branch and non-branch instructions. Furthermore, since the IA-32 architecture utilizes immediate fields in both branch and non-branch (i.e., adding an immediate value) instructions, said instructions would both

Art Unit: 2181

be executed by said sub circuitry, such as an adder to compute the addition or target address, as was common knowledge at the time of invention.].

Regarding **claim 15**, Intel discloses *the processor of claim 14, wherein the instruction set comprises a plurality of instructions* [see Intel, Vol. 2, section 3.2 (listing of a plurality of instructions supported by the P6 architecture.)].

Regarding **claim 16**, Intel discloses *the processor of claim 15, wherein the plurality of instructions are accessed at half-word aligned addresses* [see Intel, Vol. 2, Page 3-358, line 1-2, "...it is encoded as a signed 8-, 16-, or 32-bit immediate value"; Examiner's note: Intel discloses a 16-bit offset, thus half-word aligned addresses.].

Regarding **claim 17**, Intel discloses *the processor of claim 14, wherein branch instructions comprise branch and conditional branch instructions* [see Intel, Vol. 2, section 3.2, instructions (sections) Jcc (conditional jump) and JMP (jump)].

Regarding **claim 18**, Intel discloses *the processor of claim 14, wherein common subcircuitry* [see Intel, Vol. 1, Page 2-10, Figure 2-1, element "Execution Out-of-Order Core"; Vol. 1, Page 2-14, section 2.6.2;] *is used to handle the immediate field associated with the branch and non-branch instructions* [see Intel, Vol. 2, page 3-21, lines 2-3 "The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location." (use of immediate

processing with non-branch (ADD) instructions); Page 3-357, lines 3-4 “This operand can be an immediate value, a general-purpose register, or a memory location.” (use of immediate processing with branch instructions). Examiner's note: It is clear from the Intel disclosure and would have been well known at the time of invention that the P6 processor employs sub circuitry (the execution core) to perform multiple operations, including branch and non-branch instructions. Furthermore, since the IA-32 architecture utilizes immediate fields in both branch and non-branch (i.e., adding an immediate value) instructions, said instructions would both be executed by said sub circuitry, such as an adder to compute the addition or target address, as was common knowledge at the time of invention.].

Regarding **claim 19**, Intel discloses *the processor of claim 18, wherein common subcircuitry is used to perform sign-extensions of the immediate field associated with the branch and non-branch instructions* [see Intel, Vol. 2, Page 3-3, point 4, “**imm8**—An immediate byte value. The **imm8** symbol is a signed number between –128 and +127 inclusive. For instructions in which **imm8** is combined with a word or doubleword operand, the immediate value is sign-extended to form a word or doubleword. The upper byte of the word is filled with the topmost bit of the immediate value.” Examiner's note: As cited multiple time in this action, many instructions (branch and non-branch) utilize an immediate byte value thus would be sign extended by the execution core.].

Regarding **independent claim 20**, Intel discloses *a method for performing an instruction, the method comprising: decoding a branch instruction associated with an address [see Intel, Vol. 1, Page 2-10, Fig. 2-1, element "Fetch/Decode"], the branch instruction having an associated opcode and an immediate value [see Intel, Vol. 2, Page 3-357, heading of table, "Opcode Instruction Description", Page 3-357, lines 3-4, "This operand can be an immediate value..."]; calculating a branch target address using the immediate value [see Intel, Vol. 2, Page 3-359, Operation Code, line 4, "tempEIP <- EIP + DEST"; Examiner's note: In this cite, Intel discloses an offset (DEST) being added to the program counter value (EIP).], wherein the branch target address is determined by using common subcircuitry, the common subcircuitry operable to calculate a byte-aligned address [see Intel, Vol. 2, Page 3-359, Operation Code, line 4, "tempEIP <- EIP + DEST"; Examiner's note: In this cite, Intel discloses an offset (DEST) being added to the program counter value (EIP); Examiner's note: It is clear that since Intel allows for a byte to be used as the offset.], wherein the common subcircuitry is also configured to perform nonbranch operations [see Intel, Vol. 1, Page 2-10, Figure 2-1, element "Execution Out-of-Order Core"; Examiner's note: More details of the inner workings of the P6 execution unit are disclosed in the "P6 Family of Processors Hardware Developers Manual" also by Intel, Inc. September 1998, order number 244001-001 (Page 2-5). Furthermore, since Intel discloses multiple instructions (branch and non-branch, see Vol. 2, section 3.2), it is clear that both of these types of instructions are executed by the execution core.]; jumping to the branch target address, wherein the branch target address is multi-byte aligned [see Intel, Vol. 2, Page 3-357, lines 1-2;*

Art Unit: 2181

Examiner's note: In the case of a jump instruction with a 32 bit immediate, a branch target would be fetched that is multi-byte aligned.].

Regarding **claim 21**, Intel discloses *the method of claim 20, wherein the branch target address is multi-byte aligned* [see Intel, Vol. 2, Page 3-357, lines 1-2; Examiner's note: In the case of a jump instruction with a 32 bit immediate, a branch target would be fetched that is multi-byte aligned.].

Regarding **claim 22**, Intel discloses *the method of claim 20, wherein the branch target address is half-word aligned* [see Intel, Vol. 2, Page 3-358, line 1-2, "...it is encoded as a signed 8-, 16-, or 32-bit immediate value."; Examiner's note: Intel discloses a 16-bit offset, thus half-word aligned addresses.].

Regarding **claim 23**, Intel discloses *the method of claim 20, wherein calculating the branch target address comprises performing a sign extend operation* [see Intel, Vol. 2, Page 3-3, point 4, "**imm8**—An immediate byte value. The **imm8** symbol is a signed number between –128 and +127 inclusive. For instructions in which **imm8** is combined with a word or doubleword operand, the immediate value is sign-extended to form a word or doubleword. The upper byte of the word is filled with the topmost bit of the immediate value." Examiner's note: As cited multiple time in this action, many instructions (branch and non-branch) utilize an immediate byte value thus would be sign extended by the execution core.].

Regarding **claim 24**, Intel discloses *the method of claim 20, wherein the branch instruction calculates the branch target address using the immediate value and the address of the branch instruction* [see Intel, Vol. 2, Page 3-357; lines 1-7, "Transfers program control to...a memory location"; Vol. 2, Page 3-359, Operation Code, line 4, "tempEIP <- EIP + DEST"; Examiner's note: In the operation of the jump instruction, Intel discloses reading the address (offset or absolute) from the instruction, as illustrated by "DEST", and writing the address to "tempEIP" for use in changing the instruction pointer.].

Regarding **claim 25**, Intel discloses *the method of claim 20, wherein the units of the immediate value* [see Intel, Vol. 2, Page 3-357, "JMP rel8", "When executing a near jump the processor jumps to the address...that is specified with the target operand"] *and the address associated with the branch instruction are in bytes* [see Intel, Vol. 1, Page 3-8, section 3.4, lines 9-10, "EIP (instruction pointer) register...contains a 32-bit pointer..."; Examiner's note: A 32-bit value is comprised of four 8-bit bytes.].

Regarding **claim 26**, Intel discloses *the method of claim 25, wherein the address associated with the branch instruction is a program counter* [see Intel, Vol. 1, Page 3-8, section 3.4, lines 9-10, "EIP (instruction pointer) register...contains a 32-bit pointer..."].

Regarding **independent claim 27**, Intel discloses *a processor, comprising:*
means for decoding [see Intel, Vol. 1, Page 2-10, Fig. 2-1, element "Fetch/Decode"] *a*
branch instruction associated with an address [see Intel, Vol. 2, Page 3-357; Examiner's
note: Intel discloses one of a plurality of types of branch instructions in this instruction
definition.], *the branch instruction having an associated opcode and an immediate value*
[see Intel, Vol. 2, Page 3-357, heading of table, "Opcode Instruction Description", Page
3-357, lines 3-4, "This operand can be an immediate value..."]; *means for calculating a*
branch target address using the immediate value [see Intel, Vol. 2, Page 3-359,
Operation Code, line 4, "tempEIP <- EIP + DEST"; Examiner's note: In this cite, Intel
discloses an offset (DEST) being added to the program counter value (EIP).], *wherein*
the branch target address is determined by using common subcircuitry, the common
subcircuitry operable to calculate a byte-aligned address [see Intel, Vol. 2, Page 3-359,
Operation Code, line 4, "tempEIP <- EIP + DEST"; Examiner's note: In this cite, Intel
discloses an offset (DEST) being added to the program counter value (EIP); Examiner's
note: It is clear that since Intel allows for a byte to be used as the offset.], *wherein the*
common subcircuitry is also configured to perform nonbranch operations [see Intel, Vol.
1, Page 2-10, Figure 2-1, element "Execution Out-of-Order Core"; Examiner's note:
More details of the inner workings of the P6 execution unit are disclosed in the "P6
Family of Processors Hardware Developers Manual" also by Intel, Inc. September 1998,
order number 244001-001 (Page 2-5). Furthermore, since Intel discloses multiple
instructions (branch and non-branch, see Vol. 2, section 3.2), it is clear that both of
these types of instructions are executed by the execution core.]; *means for jumping to*

Art Unit: 2181

the branch target address, wherein the branch target address is multi-byte aligned [see Intel, Vol. 2, Page 3-357, lines 1-2; Examiner's note: In the case of a jump instruction with a 32 bit immediate, a branch target would be fetched that is multi-byte aligned.].

Regarding **claim 28**, Intel discloses *the processor of claim 27, wherein the branch target address is multi-byte aligned* [see Intel, Vol. 2, Page 3-357, lines 1-2; Examiner's note: In the case of a jump instruction with a 32 bit immediate, a branch target would be fetched that is multi-byte aligned.].

Regarding **claim 29**, Intel discloses *the processor of claim 27, wherein the branch target address is half-word aligned* [see Intel, Vol. 2, Page 3-358, line 1-2, "...it is encoded as a signed 8-, 16-, or 32-bit immediate value."; Examiner's note: Intel discloses a 16-bit offset, thus half-word aligned addresses.].

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 12 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Intel in view of Solomon et al (US Pat. No. 6,219,833; herein referred to as "Solomon").

Regarding **claim 12**, Intel discloses the limitations as stated in **independent claim 1**.

Intel does not disclose *the processor [being] a processor core on a programmable chip*.

Solomon does disclose *the processor [being] a processor core on a programmable chip* [see Solomon, Col. 4, lines 46-50; lines 63-66].

The advantage of utilizing a processor core as that disclosed by Intel in the environment of a programmable chip would have been to utilize the general purpose nature of a chip such as that as the chip executing IA-32 instructions. Furthermore, the use of a programmable core in conjunction with a fixed processing core would have allowed one to develop a system capable of performing specific functions faster (such as DSP algorithms). Solomon discloses the use of an Intel Pentium II processor as the primary fixed processor, therefore it would have been obvious to one of ordinary skill in the art at the time of invention to utilize the processor disclosed by Intel with a secondary programmable core on the same chip.

Regarding **claim 30**, Intel discloses the limitations as stated in **independent claim 27**.

Intel does not disclose the processor being included in *a programmable chip*.

Solomon does disclose the processor being included in *a programmable chip*.

The advantage of utilizing a processor core as that disclosed by Intel in the environment of a programmable chip would have been to utilize the general purpose nature of a chip such as that as the chip executing IA-32 instructions. Furthermore, the use of a programmable core in conjunction with a fixed processing core would have allowed one to develop a system capable of performing specific functions faster (such as DSP algorithms). Solomon discloses the use of an Intel Pentium II processor as the primary fixed processor, therefore it would have been obvious to one of ordinary skill in the art at the time of invention to utilize the processor disclosed by Intel with a secondary programmable core on the same chip.

Conclusion

8. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2181


9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent Lai whose telephone number is (571) 272-6749. The examiner can normally be reached on M-F 8:00-5:30 (First BiWeek Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz M. Fleming can be reached on (571) 272-4145. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Vincent Lai
Examiner
Art Unit 2181

vl
October 11, 2006


KIM HUYNH
SUPERVISORY PATENT EXAMINER
10/13/06